

# Certification of Thread Context Switching

Yu Guo (郭宇), Xin-Yu Jiang (蒋信予), and Yi-Yun Chen (陈意云)

*Department of Computer Science and Technology, University of Science and Technology of China, Hefei 230027, China*  
*Software Security Laboratory, Suzhou Institute for Advanced Study, University of Science and Technology of China*  
*Suzhou 215123, China*

E-mail: {guoyu, wewewe}@mail.ustc.edu.cn; yiyun@ustc.edu.cn

Received March 27, 2009; revised April 14, 2010.

**Abstract** With recent efforts to build foundational certified software systems, two different approaches have been proposed to certify thread context switching. One is to certify both threads and context switching in a single logic system, and the other certifies threads and context switching at different abstraction levels. The former requires heavyweight extensions in the logic system to support first-class code pointers and recursive specifications. Moreover, the specification for context switching is very complex. The latter supports simpler and more natural specifications, but it requires the contexts of threads to be abstracted away completely when threads are certified. As a result, the conventional implementation of context switching used in most systems needs to be revised to make the abstraction work. In this paper, we extend the second approach to certify the conventional implementation, where the clear abstraction for threads is unavailable since both threads and context switching hold pointers of thread contexts. To solve this problem, we allow the program specifications for threads to refer to pointers of thread contexts. Thread contexts are treated as opaque structures, whose contents are unspecified and should never be accessed by the code of threads. Therefore, the advantage of avoiding the direct support of first-class code pointers is still preserved in our method. Besides, our new approach is also more lightweight. Instead of using two different logics to certify threads and context switching, we employ only one program logic with two different specifications for the context switching. One is used to certify the implementation itself, and the more abstract one is used as an interface between threads and context switching at a higher abstraction level. The consistency between the two specifications are enforced by the global program invariant.

**Keywords** program verification, context switching, proof-carrying code, program safety

## 1 Introduction

Thread context switching is an indispensable component of operating system kernel and thread implementations. Certification of its implementation is essential in building foundational certified software systems.

Generally speaking, context switching is the computing process of saving and restoring the state of a processor such that it can be shared by many tasks. Below we show the C interface of the `swapctxt` subroutine, which implements thread context switching.

```
void swapctxt(ucontext *old, ucontext *new)
```

Here `old` points to the structure used to save the current machine context (i.e., values of registers), and `new` points to the new machine context structure to be loaded. Implementation of the subroutine is usually

done with assembly language, which directly accesses machine registers. In Fig.1 we show an x86 implementation of the subroutine.

```
swapctxt:
    ;; save old ctxt    ;; load new ctxt
    mov eax, [esp+4]   mov eax, [esp+8]
    mov [eax+0], 0     mov esp, [eax+28]
    mov [eax+4], ebx   mov ebp, [eax+24]
    mov [eax+8], ecx   mov edi, [eax+20]
    mov [eax+12], edx  mov esi, [eax+16]
    mov [eax+16], esi  mov edx, [eax+12]
    mov [eax+20], edi  mov ecx, [eax+8]
    mov [eax+24], ebp  mov ebx, [eax+4]
    mov [eax+28], esp  mov eax, [eax+0]
                                ret
```

Fig.1. Implementation of thread context switching.

---

Regular Paper

Supported by the National Natural Science Foundation of China under Grant Nos. 90718026 and 60928004, China Postdoctoral Science Foundation under Grant No. 20080430770, and Natural Science Foundation of Jiangsu Province, China under Grant No. BK2008181. Any opinions, findings, and conclusions contained in this document are those of the authors and do not reflect the views of these agencies.

©2010 Springer Science + Business Media, LLC & Science Press, China




Fig.2. Thread context switching.

As shown in Fig.2, arguments `old` and `new` are passed on stack (at `[esp+4]` and `[esp+8]` respectively). They point to execution contexts of the *current* thread and the *target* thread to be switched to, respectively. The function saves all the registers except `eax` into the old context, and loads the new context into registers. It is important to note that the stack pointer `esp` is also changed. Therefore, when the function returns, it uses the return address (`ra2` shown in Fig.2) stored on the stack of the target thread instead of the current thread.

### 1.1 Why Formal Certification

Apparently, this piece of code is rather small in contrast to other parts of system software and seems trivial to ensure its correctness by informal testing. However, it is necessary to certify context switching formally in order to construct fully-certified system software, such as operating system kernels or thread library, where every part of software should satisfy its formal specification.

Obviously, testing is insufficient to prove that the code satisfies specifications. In this paper, we give *formal specifications* and methodology for certifying context switching, not only for certifying its implementation code, but also for certifying code invoking context switching. For instance, thread-schedulers in realistic system software invoke context switching frequently and are critical to the safety of whole system. They are error-prone and need to be certified.

Our long-term goal is to certify realistic operating system kernels, hypervisors and other modern system software. The work presented in this paper aims to provide a foundation for reasoning about the code of concurrency base.

### 1.2 Challenges

We explain the challenges of certifying context switching code with a small example with two threads, as shown in Fig.3. Thread *A* sets a shared memory cell, pointed to by `buf`, to 1 and then switches to thread *B*, which resets the memory cell to 0 and switches back to thread *A*. In the shared memory, there is also a simple

thread queue pointed to `thrd`. It contains two pointers pointing to the machine context structures of *A* and *B*, respectively (see Fig.3).

0	thread A:	thread B:
1	mov ebx, buf	mov ebx, buf
2	mov eax, 1	mov eax, 0
3	mov [ebx], eax	mov [ebx], eax
4	mov ebx, thrd	mov ebx, thrd
5	mov edx, [ebx+4]	mov edx, [ebx+4]
6	mov ecx, [ebx]	mov ecx, [ebx]
7	mov [ebx], edx	mov [ebx], edx
8	mov [ebx+4], ecx	mov [ebx+4], ecx
9	push edx	push edx
10	push ecx	push ecx
11	call swaptxt	call swaptxt
12	add esp, 8	add esp, 8
13	jmp thread A	jmp thread B




Fig.3. Two simple threads.

To *modularly* certify the program, that is, to certify each of the three parts (i.e., threads *A*, *B* and `swaptxt`) without knowing the implementation details of the other two, the following three problems need to be addressed.

*Manipulation of Return Code Pointers.* When function returns, it needs the value stored on top of the stack as return address. The return address of a normal function is the same one passed to it by the caller. However, `swaptxt` changes the stack pointer. So when called at line 11 of thread *A*, `swaptxt` does not return to `ra1` shown in Fig.2, which points to the line 12 of thread *A*. Instead, it returns to `ra2`, which points to the line 12 of thread *B*. To certify `swaptxt`, we need to prove that it always uses a valid return address.

*Specifying the Context Switching.* The smart implementation of `swaptxt` gives threads the illusion that a function call of `swaptxt` returns back immediately. However, as shown in Fig.3, before `swaptxt` finally returns to the calling thread (e.g., thread *A*), the control

has been transferred to a different thread (thread  $B$ ). This presents issues before us: should the behavior of the thread  $B$  be viewed as part of the `swapctxt` as well? And how can `swapctxt` be specified without knowing in advance the thread it may switch to?

*Abstraction of Thread Contexts.* Thread contexts are used in both threads and context switching. Threads  $A$  and  $B$  in Fig.3 should be aware of contexts and pass their pointers to `swapctxt`. This makes it difficult to build a proper abstraction for threads where the contexts are just part of the runtime support and should be invisible to programmers. We will explain more about the problem in the next subsection.

### 1.3 Previous Approaches

Recently, two different approaches have been proposed to certify the context switching, which represent two different methodologies to build foundational certified software systems.

The first approach, proposed by Ni *et al.*<sup>[1-2]</sup>, uses a very general and expressive logic system to certify all the modules in the system, including threads and context switching. They address the first problem by proposing a Hoare-style logic with support of first-class code pointers (a.k.a. embedded code pointers)<sup>[3-4]</sup>. By giving proper “types” to code pointers, their logic prevents any misuse of the code pointers. Despite its generality, it requires heavyweight extension of the assertion language to specify code pointers. To address the second problem, Ni *et al.*<sup>[1-2]</sup> applied polymorphic and recursive specifications to abstract away the data used by threads. As we will explain later in Section 6, this method yields complex program specifications that are hard to understand. Since they try to certify threads and context switching at the same level and there is no abstraction for threads, neither is the third problem.

The second approach certifies threads and the context switching at different abstraction levels using different verification systems. At higher abstraction level for threads, the concrete representation of their execution contexts and return code pointers in memory are abstracted away. They are modeled as mathematical structures accessed only by an abstract context switching operation. Therefore, the return code pointers are not first-class data at higher level. At lower level, we only need to ensure that the context switching saves registers into and loads new values from proper places, and then jumps to a code pointer stored on top of the stack of the target thread. Specification of context switching behavior can be spared from the threads’ point of view because threads are not certified at lower level. After being certified, code at the two levels can be linked together either using a general foundational

logic<sup>[5]</sup> or using simulation proofs<sup>[6]</sup> to get a fully certified system. Specifications of the context switching subroutine in this approach are simpler than those by Ni *et al.* They agree with the programmer’s intuition naturally. However, to make the abstraction work, code at different abstraction levels must access disjoint parts of the memory. The previous works<sup>[6-8]</sup> following the second approach fail to address the third problem. They cannot certify `swapctxt` and the two threads in Figs. 1 and 3, because both sides hold pointers of the thread contexts. Their context switching subroutines are implemented differently from `swapctxt`, and their threads cannot access the memory of contexts.

### 1.4 Our Work and Contributions

In this paper, we design a *lightweight* verification framework to certify both threads and context switching. Our work follows the aforementioned second methodology, with extension to certify the `swapctxt` subroutine. In particular, we make the following new contributions in this paper.

- Our framework can certify `swapctxt` without changing its implementation and interface. To address the third problem mentioned in Subsection 1.2, program assertions for threads are enabled to refer to pointers of thread contexts. However, the contexts are treated as opaque structures whose contents are inaccessible from threads and are left unspecified. Therefore, the only way a thread can use context pointers is to pass them to `swapctxt`. This effectively prevents updates of contexts from threads. So we can still build abstractions for threads and avoid supporting first-class code pointers.

- To abstract away the implementation details of thread contexts and context switching, we give two different specifications for `swapctxt` at the thread abstraction level. One is at lower abstraction level and specifies the concrete behavior of the subroutine. The other is at higher level and is used as an abstract interface to threads. The gap between the two different specifications are bridged by the global program invariant. Both specifications are simpler and more natural to understand than those used by Ni *et al.*

- Unlike previous works<sup>[7-8]</sup>, we use one set of rules to certify both context switching and threads, instead of using two different program logics. This makes our framework more lightweight since we no longer need the OCAP framework<sup>[5]</sup> to link code at different abstraction levels.

- Since we can now certify `swapctxt`, we compare our specifications and proofs for `swapctxt` with those by Ni *et al.*<sup>[1-2]</sup> This is a direct comparison of the two representative methodologies to build foundational

certified systems, i.e., the one-logic-for-all approach versus the approach using multiple abstraction levels.

We have formalized the framework in the Coq proof assistant, including machine model, logic rules and soundness proof for the framework.

In the rest of this paper, we first introduce the basic settings in Section 2. We then informally describe the basic ideas of our approach in Section 3 and present the formal details of our framework in Section 4. We show how to certify code in our framework, report the verification results, and compare it with the work by Ni *et al.* in Section 5. Lastly, we discuss the related work in Section 6 and conclude the paper in Section 7.

## 2 Basic Settings

To clearly illustrate the work, we first present the basic settings, including meta language, simplified machine model and its operational semantics.

*Mechanized Meta-Language.* First of all, a mechanized meta-language is required to formalize all the

concepts in this paper, such as the machine model, programs, specifications, program logic rules, related theorems and proof. The meta-language we use is calculus of inductive constructions (CiC) and supported by the Coq proof assistant, by which we implement all the work presented in this paper.

$$\begin{aligned} (\text{Term}) \quad A, B ::= & \text{Set} \mid \text{Prop} \mid \text{Type} \mid X \mid \lambda X : A. B \\ & \mid A \rightarrow B \mid \forall X : A. B \mid \exists X : A. B \\ & \mid \textit{inductive def.} \mid \dots \end{aligned}$$

CiC is a typed lambda calculus, and its syntax, shown above, follows the conventions of common lambda calculi. For example,  $A \rightarrow B$  represents function spaces. It also means logical implication when  $A$  and  $B$  have sort **Prop**. In addition, **Prop** is the universe of all propositions, **Set** is the universe of all datasets, and **Type** is the (stratified) universe of all terms.

*Machine Model.* In this paper, we model the x86 CPU in real-mode, and present the formal definitions of machine model in Fig.4. To better illustrate the main

(Machine)	$M$	$::= (C, S, ip)$
(CodeHeap)	$C$	$::= \{f \sim i\}^*$
(State)	$S$	$::= (H, R, F)$
(DataHeap)	$H$	$::= \{1 \sim w\}^* \quad (1 = 4 * n)$
(RegFile)	$R$	$::= \{r \sim w\}^*$
(Register)	$r$	$::= \text{eax} \mid \text{ecx} \mid \text{edx} \mid \text{ebx}$ $\mid \text{esp} \mid \text{ebp} \mid \text{esi} \mid \text{edi}$
(FlagReg)	$F$	$::= \{zf\}$
(ZeroFlag)	$zf$	$::= \text{zd} \mid \text{ze}$
(Word)	$w$	$::= i \text{ (integers)}$
(Label)	$f, l, ip$	$::= w$
(InstrSeq)	$I$	$::= i \mid i; I$
(Instruction)	$i$	$::= \text{add } r_d, r_s \mid \text{sub } r_d, r_s \mid \text{cmp } r', r$ $\mid \text{mov } r_d, r_s \mid \text{mov } r_d, w$ $\mid \text{mov } r_d, [r_s + w] \mid \text{mov } [r_d + w], r_s$ $\mid \text{je } f \mid \text{jmp } f \mid \text{call } f \mid \text{ret}$ $\mid \text{push } r_s \mid \text{push } w \mid \text{pop } r_d$

NextIP <sub>(i, (H, R, {zf}))</sub> ip ip'	
if i =	ip' =
je f	f if zf = ze
je f	ip + 1 if zf = zd
call f	f
jmp f	f
ret	f if f = H(R(esp))
Other cases	ip + 1

NextS <sub>(i, ip)</sub> S S' where S = (H, R, F)	
if i =	S' =
add r <sub>d</sub> , r <sub>s</sub>	(H, R{r <sub>d</sub> ~ v}, {ze}) if v = 0, where v = R(r <sub>s</sub> ) + R(r <sub>d</sub> ) (H, R{r <sub>d</sub> ~ v}, {zd}) if v ≠ 0, where v = R(r <sub>s</sub> ) + R(r <sub>d</sub> )
sub r <sub>d</sub> , r <sub>s</sub>	(H, R{r <sub>d</sub> ~ v}, {ze}) if v = 0, where v = R(r <sub>s</sub> ) - R(r <sub>d</sub> ) (H, R{r <sub>d</sub> ~ v}, {zd}) if v ≠ 0, where v = R(r <sub>s</sub> ) - R(r <sub>d</sub> )
cmp r', r	(H, R, {ze}) if R(r) = R(r') (H, R, {zd}) if R(r) ≠ R(r')
mov r <sub>d</sub> , r <sub>s</sub>	(H, R{r <sub>d</sub> ~ R(r <sub>s</sub> )}, F)
mov r <sub>d</sub> , w	(H, R{r <sub>d</sub> ~ w}, F)
mov r <sub>d</sub> , [r <sub>s</sub> + w]	(H, R{r <sub>d</sub> ~ H(R(r <sub>s</sub> ) + w)}, F) if (R(r <sub>s</sub> ) + w) ∈ dom(H)
mov [r <sub>d</sub> + w], r <sub>s</sub>	(H{R(r <sub>d</sub> ) + w ~ R(r <sub>s</sub> )}, R, F) if (R(r <sub>d</sub> ) + w) ∈ dom(H)
push r <sub>s</sub>	(H{R(esp) - 4 ~ R(r <sub>s</sub> )}, R{esp ~ R(esp) - 4}, F) if R(esp) - 4 ∈ dom(H)
push w	(H{R(esp) - 4 ~ w}, R{esp ~ R(esp) - 4}, F) if R(esp) - 4 ∈ dom(H)
pop r <sub>d</sub>	(H, R{esp ~ R(esp) + 4, r <sub>d</sub> ~ H(R(esp))}, F) if R(esp) ∈ dom(H)
call f	(H{R(esp) ~ (ip + 1)}, R{esp ~ (R(esp) - 4)}, F)
ret	(H, R{esp ~ (R(esp) + 4)}, F) if R(esp) ∈ dom(H)
Other cases	S

Fig.4. Simplified x86 machine model.

ideas, we omit some physical machine features, such as variable-length instruction encoding, bits-arithmetic, segmentation. A machine configuration  $\mathbb{M}$  contains a code heap  $\mathbb{C}$ , a mutable state  $\mathbb{S}$ , and an instruction pointer  $\text{ip}$ . A code heap  $\mathbb{C}$  is a segment of memory mapping addresses to machine instructions. It is read-only and isolated from the mutable data heap  $\mathbb{H}$ . A machine state  $\mathbb{S}$  consists of a general purpose register file, a mutable data heap  $\mathbb{H}$  and a flags register  $\mathbb{F}$ , which only contains the zero flag for simplicity. A label  $\mathbf{l}$  is a memory address which may point to either a data structure (in  $\mathbb{H}$ ) or an instruction (sequence) (in  $\mathbb{C}$ ). For maps, such as  $\mathbb{H}$  and  $\mathbb{C}$ , notations of set operations are overloaded to specify the similar operations. For example,  $\uplus$  specifies disjoint union,  $\in$  is including,  $\setminus$  is excluding, and  $\emptyset$  is an empty set.  $\mathbb{H}\{\mathbf{l} \rightsquigarrow \mathbf{w}\}$  means the new data heap updated at location  $\mathbf{l}$  with  $\mathbf{w}$ .

The basic machine instruction set covers the common x86 instructions for arithmetics, control transfer, conditional branch and data movement. It is easy to add more instructions to our abstract machine. It is worth noting that in our machine model, every instruction is assumed one-word-size long.

We define an operation  $\mathbb{C}[\mathbf{f}]$  to extract an instruction sequence starting from  $\mathbf{f}$  in  $\mathbb{C}$ .

$$\mathbb{C}[\mathbf{f}] \triangleq \begin{cases} \mathbb{C}(\mathbf{f}), & \text{if } \mathbb{C}(\mathbf{f}) = \text{jmp } \mathbf{f}, \text{ call } \mathbf{f}, \\ & \text{or ret,} \\ \mathbb{C}(\mathbf{f}); \mathbb{C}[\mathbf{f} + 1], & \text{otherwise.} \end{cases}$$

*Operational Semantics.* The relation  $\mathbb{M} \mapsto \mathbb{M}'$  indicates that the machine configuration  $\mathbb{M}$  steps to the machine configuration  $\mathbb{M}'$ . The relation  $\mathbb{M} \mapsto^k \mathbb{M}'$  means that  $\mathbb{M}$  reaches  $\mathbb{M}'$  in  $k$  steps, and  $\mapsto^*$  is the reflexive and transitive closure of the step relation.

$$\frac{\text{NextS}_{(i, \text{ip})} \mathbb{S} \mathbb{S}' \quad \text{NextIP}_{(i, \mathbb{S})} \text{ip ip}'}{(\mathbb{C}, \mathbb{S}, \text{ip}) \mapsto (\mathbb{C}, \mathbb{S}', \text{ip}')}_{(\text{EVAL})}.$$

The relation  $\text{NextS}$  specifies state transition of one machine execution step and  $\text{NextIP}$  the next program execution point. The formal details of  $\text{NextS}$  and  $\text{NextIP}$  are presented in Fig.4.

### 3 Our Approach

As mentioned in Subsection 1.4, our approach follows the second methodology, which is also used in SCAP<sup>[9]</sup> and previous work<sup>[7-8]</sup>. In SCAP, a code specification consists of a precondition  $\mathbf{p}$  and an action  $\mathbf{g}$ , rather than using the methodology reasoning about first-class code pointers, to support modular certification of function call, especially the last return instruction of a function. The SCAP logic maintains a global

invariant to ensure the existence of a well-formed control stack in memory, and thus to guarantee the safety of function returns. Similarly, our certification framework maintains a global invariant to specify well-formed machine context structures in memory. As a result, the program logic only needs to certify that the programs always switch to these well-formed contexts.

We explain the basic ideas about our framework and related global invariant in the following Subsection 3.1, and discuss how we achieve the goal of reasoning about embedded code pointers in Subsection 3.2.

#### 3.1 Basic Ideas

*Memory Partition.* To support modular reasoning, the whole memory  $\mathbb{H}$  is logically divided into several parts: private memory of each thread  $\mathbb{H}_0, \dots, \mathbb{H}_n$ , shared memory  $\mathbb{H}_s$  and memory  $\mathbb{H}_c$  storing data of all machine contexts.

$$\mathbb{H} = (\mathbb{H}_0 \uplus \dots \uplus \mathbb{H}_n) \uplus \mathbb{H}_s \uplus \mathbb{H}_c.$$

As illustrated in Fig.5, we define different memory invariants over these partitions. The private memory of current thread  $\mathbb{H}_i$  merged with the shared memory  $\mathbb{H}_s$ ,  $\mathbb{H}_i \uplus \mathbb{H}_s$ , satisfies the predicate of well-formed thread  $\text{WFThread}$  (defined in Fig.6). The private memory of each ready-thread satisfies the predicate of well-formed ready thread  $\text{WFRdyThrd}$ . The memory  $\mathbb{H}_c$  is separated from others, so that the machine context data of all threads is hidden from thread code and kept valid.




Fig.5. Context switching.

*Two Specifications for Context Switching.* In our framework, two specifications are given to context switching, one for certifying the implementation code of context switching and the other for certifying the code of threads, so to realize certification modularity.

Take the implementation of context switching in Section 1 as an example, it is obvious that the code to store the registers of CPU to old context structure and restores the registers from the new context structure will not affect the validity of the new and the old context pointers. A simple specification of context switching ( $\theta_{sw}^G$ ) can be given without any information about the embedded code pointer stored in the new context structure. Therefore, the first-class code pointers problem occurring in certifying the context switching implementation can be avoided and the certification would

be largely simplified.

Given the separated thread private memory, the thread-local specification of context switching  $\theta_{sw}^L$  will be easy to define, specifying that the private memory of a thread will be unchanged during a context switch.

*Machine Context Abstraction.* The locations of those machine context structures will be used by thread code to save and restore contexts, but the data stored in machine contexts should always be valid. We introduce two new notations,  $\mathbb{X}$  to specify the data of all the machine contexts, and  $X$  to specify the locations of all the machine contexts. A machine context  $mc$  contains eight general purpose registers in  $\mathbb{R}$ .

$$\begin{aligned} (\text{MCtxSet}) \quad \mathbb{X} &::= \{1 \rightsquigarrow mc\}^* \\ (\text{MCtxLabelSet}) \quad X &::= \{1\}^* \\ (\text{MCtx}) \quad mc &::= \langle \mathbb{R} \rangle. \end{aligned}$$

We let code specifications be parameterized by  $X$  and put these data in shared memory  $\mathbb{H}_s$ . In this way, even though the thread code can get and pass the locations of context structures to context switching function, they cannot modify the data of machine contexts. Similarly, we introduce a variable  $t$ , which indicates the location of the current thread machine context, as a parameter of the specifications, just like  $X$ . The predicate  $\text{MapX}$  (in Subsection 4.1) is to ensure that  $\mathbb{X}$  is consistent with the data in the memory partition  $\mathbb{H}_c$ .

Thereby, the specifications in our verification framework will be like:

$$\begin{aligned} p &\triangleq \lambda t, X, \mathbb{S}. \dots \\ g &\triangleq \lambda t, X, X', \mathbb{S}, \mathbb{S}'. \dots \end{aligned}$$

When certifying, the old context pointer passed to context switching function should be equal to the logical value of  $t$ , while the new context pointer should belong to  $X$  and be unequal to  $t$ .

The locations of machine context structures are stored in the shared memory  $\mathbb{H}_s$ , so that they may be accessed by threads. To ensure these locations are consistent with the structures in  $\mathbb{H}_c$ , the invariant of shared memory  $\text{INV}$  is parameterized by  $t$  and  $X$ . Thus, only part of threads information are exposed to each others via the shared memory.

*Tagged Specifications.* The specifications are parameterized by three arguments,  $t$ ,  $X$  and  $\mathbb{S}$ . The specifications for thread code will be passed different arguments from those for context switching. Since  $\theta^G$  specifies the global semantics of the context switching,  $\mathbb{S}$  passed to the code specification of context switching is the global machine state while  $t$  and  $X$  can be any values. On the other hand, code of threads only manipulates partial memory, thus  $\mathbb{S}$  passed to the code

specification of threads is a partial state configuration. We distinguish these two kinds of specifications by tags. The global specification  $\theta_{sw}^G$  and thread-local specification  $\theta_{sw}^L$  are tagged by  $G$  and  $L$ , respectively.

Tagging specifications with the global and local tags allow us to present the key ideas of our paper without using the OCAP framework. We use a single set of inference rules for reasoning both thread code and context code.

### 3.2 Discussion

To ensure the validity of embedded code pointers stored in machine context structures, we firstly disallow the modification of them via memory partition. Then we abstract machine context locations as  $X$  and  $t$  and pass them to thread specifications. Our certification framework keeps a global invariant which states that all the embedded code pointers in the machine context structures are valid. Thus, we can certify the safety of a context switch operation once we know the switch destination belongs to  $X$  but  $t$ .

Meanwhile, the semantics of context switching are specified by two different specifications, both of which have nothing to do with the validity of embedded code pointers in machine context structures. Therefore, our approach avoids reasoning about first-class code pointers and results in a more lightweight certification framework than Ni's work. Our certification framework still supports modularity of certification. A more detailed comparison and some experimental results will be given in Subsection 5.2.

## 4 Formal Verification Framework

In this section, we present formal details of our verification framework, covering specification language, inference rules of program logic, and soundness proof of the whole framework.

### 4.1 Specification

Specifications describe the predicted code behaviors. To certify code, programmers need to give a set of specifications  $\Psi$ , which is a finite map from code labels  $\mathbf{f}$  to code specifications  $\theta$ . In our framework, a code specification  $\theta$  is a triple, consisting of a precondition  $\mathbf{p}$ , an action  $\mathbf{g}$  and a tag  $\mathbf{b}$ . The precondition  $\mathbf{p}$  and action  $\mathbf{g}$  are like the notations used in original SCAP<sup>[9]</sup> but they have two extra arguments,  $t$  and  $X$ , as we explained in Section 3.

$$\begin{aligned} (\text{SpecSet}) \quad \Psi &::= \{1 \rightsquigarrow \theta\}^* \\ (\text{Spec}) \quad \theta &::= (\mathbf{p}, \mathbf{g}, \mathbf{b}) \\ (\text{Pred}) \quad \mathbf{p} &: \text{Label} \rightarrow \text{MCtxLabelSet} \rightarrow \text{State} \rightarrow \text{Prop} \end{aligned}$$

(Gr<sub>t</sub>)  $g : \text{Label} \rightarrow \text{MCtxLabelSet} \rightarrow \text{MCtxLabelSet}$   
 $\rightarrow \text{State} \rightarrow \text{State} \rightarrow \text{Prop}$

(Tag)  $b ::= G|L$ .

In a code specification  $\theta$ , precondition  $p$  specifies the precondition before machine executes an instruction. The action  $g$  is a state transition relation, which specifies actions performed by some instructions. Also, action  $g$  can be viewed as a predicate composed of a precondition and a postcondition, and relating the machine state of current point and the machine state of return point. In other words,  $g$  specifies the remaining actions of the current function before return. We use a specification tag  $b$  to distinguish the code of threads ( $L$ ) and context switching implementation ( $G$ ).

*Separation Logic Notations.* We define some notations commonly seen in separation logic<sup>[4,10]</sup>. These notations are formalized as shallow embedding in the meta-language CiC.

$$\begin{aligned}
\mathbb{H} \Vdash A &\triangleq A \ \mathbb{H} \\
\text{Top} &\triangleq \lambda \mathbb{H}. \text{True} \\
!P &\triangleq \lambda \mathbb{H}. \mathbb{H} = \emptyset \wedge P \\
1 \mapsto \mathbf{w} &\triangleq \lambda \mathbb{H}. 1 \neq \text{NULL} \wedge l = 4n \wedge \mathbb{H} = \{1 \rightsquigarrow \mathbf{w}\} \\
1 \mapsto \_ &\triangleq \lambda \mathbb{H}. \exists \mathbf{w}. (\mathbb{H} \Vdash 1 \mapsto \mathbf{w}) \\
A_1 * A_2 &\triangleq \lambda \mathbb{H}. \exists \mathbb{H}_1, \mathbb{H}_2. \mathbb{H}_1 \uplus \mathbb{H}_2 = \\
&\quad \mathbb{H} \wedge (\mathbb{H}_1 \Vdash A_1) \wedge (\mathbb{H}_2 \Vdash A_2) \\
1 \hookrightarrow \mathbf{w} &\triangleq 1 \mapsto \mathbf{w} * \text{Top} \\
A_1 - * A_2 &\triangleq \lambda \mathbb{H}_2. \forall \mathbb{H}_1, \mathbb{H}. \mathbb{H}_1 \uplus \mathbb{H}_2 = \\
&\quad \mathbb{H} \wedge (\mathbb{H}_1 \Vdash A_1) \rightarrow (\mathbb{H} \Vdash A_2) \\
1 \mapsto \mathbf{w}_0, \dots, \mathbf{w}_n &\triangleq 1 \mapsto \mathbf{w}_1 * 1 + 4 \mapsto \mathbf{w}_2 * \dots * 1 + \\
&\quad 4n \mapsto \mathbf{w}_n.
\end{aligned}$$

We use  $\mathbb{H} \Vdash A$  if a memory predicate  $A$  is valid with  $\mathbb{H}$ .  $A_1 * A_2$  asserts the memory  $\mathbb{H}_1 \uplus \mathbb{H}_2$  in which  $\mathbb{H}_1 \Vdash A_1$  and  $\mathbb{H}_2 \Vdash A_2$  hold.  $\text{Top}$  is valid with any memory.  $1 \mapsto \mathbf{w}$  asserts a memory block with only one memory cell, at address 1 with content  $\mathbf{w}$ .

A machine context structure is 8-word-size and contains eight general purpose registers.

$$\begin{aligned}
l \xrightarrow{\text{mctx}} \langle \mathbb{R} \rangle &\triangleq \lambda \mathbb{H}. \mathbb{H} \Vdash l \mapsto \mathbb{R}(\text{eax}), \mathbb{R}(\text{ebx}), \dots, \mathbb{R}(\text{esp}) \\
\text{MapX}(\mathbb{H}_c, \mathbb{X}) &\triangleq \mathbb{X} = \{l_0 \rightsquigarrow \text{mc}_0, \dots, l_n \rightsquigarrow \text{mc}_n\} \\
&\quad \wedge \mathbb{H}_c \Vdash l_0 \xrightarrow{\text{mctx}} \text{mc}_0 * \dots * l_n \xrightarrow{\text{mctx}} \text{mc}_n.
\end{aligned}$$

The predicate  $\text{MapX}$  relates an abstract machine context set  $\mathbb{X}$  with a block of memory  $\mathbb{H}_c$ .  $\mathbb{X}$  can be regarded as the data dumped from  $\mathbb{H}_c$ .

*Invariant of Shared Memory.* The invariant  $\text{INV}$  is a predicate over shared memory, but it is an abstract variable in our framework and can be instantiated to

any *precise* memory predicate. The definition of precise memory predicates is given below:

$$\begin{aligned}
\text{INV} &: \text{Label} \rightarrow \text{MctxLabelSet} \rightarrow \text{DataHeap} \rightarrow \text{Prop} \\
\text{Precise}(A) &\triangleq \forall \mathbb{H}_1, \mathbb{H}_2, \mathbb{H}. \mathbb{H}_1 \subseteq \mathbb{H} \wedge \mathbb{H}_2 \subseteq \mathbb{H} \wedge \\
&\quad (\mathbb{H}_1 \Vdash A) \wedge (\mathbb{H}_2 \Vdash A) \rightarrow \mathbb{H}_1 = \mathbb{H}_2.
\end{aligned}$$

Note that  $\text{INV}$  is parameterized by  $t$  and  $X$ . Thus, the locations of all machine contexts can be stored in the shared memory and visited by threads.

*Specifications of the Context Switch.* Two different specifications  $\theta_{\text{sw}}^G$  and  $\theta_{\text{sw}}^L$  are defined for context switching, as shown below.

$$\begin{aligned}
\theta_{\text{sw}}^G &\triangleq (p_{\text{sw}}^G, g_{\text{sw}}^G, G) \\
p_{\text{sw}}^G &\triangleq \lambda t, X, (\mathbb{H}, \mathbb{R}, \_). \exists \mathbb{R}', \text{old}, \text{new}. \\
&\quad \mathbb{H} \Vdash \text{old} \xrightarrow{\text{mctx}} \langle \_ \rangle * \text{new} \xrightarrow{\text{mctx}} \langle \mathbb{R}' \rangle * \text{Top} * \\
&\quad \quad \mathbb{R}(\text{esp}) \hookrightarrow \_, \text{old}, \text{new} * \mathbb{R}'(\text{esp}) \hookrightarrow \_ \\
g_{\text{sw}}^G &\triangleq \lambda t, X, X', (\mathbb{H}, \mathbb{R}, \_), (\mathbb{H}', \mathbb{R}', \_). \exists \text{old}, \text{new}, \text{ip}, \text{ip}'. \\
&\quad \wedge \left\{ \begin{array}{l} \text{old} \xrightarrow{\text{mctx}} \langle \_ \rangle * \text{new} \xrightarrow{\text{mctx}} \langle \mathbb{R}' \rangle * \mathbb{R}(\text{esp}) \\ \quad \hookrightarrow \text{ip}, \text{old}, \text{new} * \mathbb{R}'(\text{esp}) \hookrightarrow \text{ip}' \\ \text{old} \xrightarrow{\text{mctx}} \langle \mathbb{R}\{\text{eax} \rightsquigarrow 0\} \rangle * \text{new} \xrightarrow{\text{mctx}} \langle \mathbb{R}' \rangle * \mathbb{R}(\text{esp}) \\ \quad \hookrightarrow \text{ip}, \text{old}, \text{new} * \mathbb{R}'(\text{esp}) \hookrightarrow \text{ip}' \end{array} \right\} \mathbb{H} \ \mathbb{H}'.
\end{aligned}$$

The global specification  $\theta_{\text{sw}}^G$ , defined as  $(p_{\text{sw}}^G, g_{\text{sw}}^G, G)$ , specifies the global semantics of the context switching and is tagged by  $G$ . The precondition  $p_{\text{sw}}^G$  requires two machine context structures pointed by *old* and *new*, which are stored on stack. The notation  $\_$  stands for a value that we do not care about, and actually, it is an existentially quantified value. The action of the context switching  $g_{\text{sw}}^G$  requires that: the register file of post-state  $\mathbb{R}'$  be equal to the values saved in the context structure in the pre-state; the return address stored on the stack of post-state be exactly the value saved in the context structure in pre-state; the register file  $\mathbb{R}$  and the return address  $\text{ip}$  of pre-state be saved to context structures in post-state.

The memory relation of the form  $\left\{ \begin{array}{l} A \\ A' \end{array} \right\}$  is defined as below:

$$\begin{aligned}
\left\{ \begin{array}{l} A \\ A' \end{array} \right\} \mathbb{H} \ \mathbb{H}' &\triangleq \exists \mathbb{H}_1, \mathbb{H}'_1, \mathbb{H}_2. (\mathbb{H}_1 \uplus \mathbb{H}_2 = \mathbb{H}) \wedge \\
&\quad (\mathbb{H}'_1 \uplus \mathbb{H}_2 = \mathbb{H}') \wedge (A \ \mathbb{H}_1) \wedge (A' \ \mathbb{H}'_1).
\end{aligned}$$

It relates memory  $\mathbb{H}$  before some actions and memory  $\mathbb{H}'$  after the actions. It says that a part of memory,  $\mathbb{H}_1$ , satisfies  $A$ ; and after the actions, this part will be changed to  $\mathbb{H}'_1$  and satisfy  $A'$ ; while the rest of memory  $\mathbb{H}_2$  will keep unchanged. This kind of relation is used to specify the memory changes by some actions.

$$\begin{aligned}
\theta_{sw}^L &\triangleq (p_{sw}^L, g_{sw}^L, L) \\
p_{sw}^L &\triangleq \lambda t, X, (\mathbb{H}, \mathbb{R}, -). \exists old, new. old = t \wedge new \neq \\
&\quad t \wedge new \in X \wedge \mathbb{H} \Vdash INV \ t \ X * \\
&\quad \mathbb{R}(\mathbf{esp} \hookrightarrow -, old, new) \\
g_{sw}^L &\triangleq \lambda t, X, X', (\mathbb{H}, \mathbb{R}, -), (\mathbb{H}', \mathbb{R}', -). \exists old, new, ip. \wedge \\
&\quad \mathbb{R}\{\mathbf{eax} \rightsquigarrow 0\} = \mathbb{R}'\{\mathbf{eax} \rightsquigarrow 0\} \wedge \\
&\quad \left\{ \begin{array}{l} INV \ new \ X * \mathbb{R}(\mathbf{esp}) \mapsto ip, old, new \\ INV \ old \ X' * \mathbb{R}'(\mathbf{esp}) \mapsto ip, old, new \end{array} \right\} \\
&\quad \mathbb{H} \ \mathbb{H}' \wedge \mathcal{R} \ t \ X \ X' \\
\mathcal{R} &\triangleq \lambda t, X, X'. X = X'.
\end{aligned}$$

The thread-local specification of context switching,  $\theta_{sw}^L$ , is used to certify the code of threads and tagged by  $L$ . The precondition  $p_{sw}^L$  requires: the shared memory satisfy the invariant  $INV \ t \ X$ ; there be three values on the top of stack, return address  $ip$ , context structure pointers  $old$  and  $new$ ;  $old$  be equal to  $t$ ; and the value in  $new$  belong to  $X$  but not be equal to  $t$ . The action  $g_{sw}^L$

requires: shared memory change from  $INV \ new \ X$  to  $INV \ old \ X$ ; the registers file be unchanged across context switching; the values on stack be unchanged; and machine context labels satisfy the relation  $\mathcal{R}$ . In this paper, since we only consider the context switching, the machine context label set  $X$  will be unchanged always. But it is easy to enrich our framework with context loading, context making and context saving support by specifying the machine context changing in the relation  $\mathcal{R}$ .

As explained in Section 3, these two specifications for the context switching play important roles in our verification framework and make it possible to certify context switching in a modular and lightweight way.

## 4.2 Inference Rules

A set of inference rules are used to prove the judgments for well-formed machines, code heaps, and instruction sequences. The rules are presented in Fig.6.

$\frac{\Psi \subseteq \Psi' \quad \Psi \vdash C : \Psi' \quad \text{WFState}(\Psi, S, \theta) \quad \Psi, ip \vdash \{\theta\}C[ip]}{\Psi \vdash (C, S, ip)} \text{ (MACH)}$	$\frac{\Psi(f') = (p', g', b) \quad \Psi, f+1 \vdash \{(p'', g'', b)\}I}{\begin{array}{l} p \triangleright g_{\{ze\}} \Rightarrow p' \quad p \circ (g_{\{ze\}} \circ g') \Rightarrow g \\ p \triangleright g_{\{zd\}} \Rightarrow p'' \quad p \circ (g_{\{zd\}} \circ g'') \Rightarrow g \end{array}} \text{ (JE)}$
$\frac{\Psi'(\text{swapctxt}) = \theta_{sw}^L \quad \forall f \in \text{dom}(\Psi'). \quad \Psi, f \vdash \{\Psi'(f)\}C[f]}{\Psi \vdash C : \Psi'} \text{ (CDHP)}$	$\frac{\Psi' = \Psi\{\text{swapctxt} \rightsquigarrow \theta_{sw}^L\} \quad \Psi'(f') = (p', g', L) \quad \text{enable}(p, g_{\{\text{call}, f\}}) \quad \Psi(f+1) = (p'', g'', L)}{\begin{array}{l} p \triangleright g_{\{\text{call}, f\}} \Rightarrow p' \quad p \triangleright (g_{\{\text{call}, f\}} \circ g' \circ g_{\{\text{ret}, \dots\}}) \Rightarrow p'' \\ p' \triangleright g' \Rightarrow g_{\text{fun}} \quad p \circ (g_{\{\text{call}, f\}} \circ g' \circ g_{\{\text{ret}, \dots\}} \circ g'') \Rightarrow g \end{array}} \text{ (CALL)}$
$\frac{i \notin \{\text{call}, \text{jmp}, \text{jne}, \text{ret}\} \quad \Psi, f+1 \vdash \{(p', g', b)\}I \quad \text{enable}(p, g_{\{i, f\}}) \quad p \triangleright g_{\{i, f\}} \Rightarrow p' \quad p \circ (g_{\{i, f\}} \circ g') \Rightarrow g}{\Psi, f \vdash \{(p, g, b)\}i; I} \text{ (SEQ)}$	$\frac{p \circ g_{\text{id}} \Rightarrow g}{\Psi, f \vdash \{(p, g, b)\}\text{ret}} \text{ (RET)}$
$\frac{\Psi(f') = (p', g', b) \quad p \Rightarrow p' \quad p \circ g' \Rightarrow g}{\Psi, f \vdash \{(p, g, b)\}\text{jmp } f'} \text{ (JMP)}$	
$\text{WFState}(\Psi, S, (p, g, G)) \triangleq \forall t, X, S', S''. p \ t \ X \ S \wedge (g \ t \ X \ S \ S' \wedge \text{NextS}_{\{\text{ret}, \dots\}}(S', S''))$	
$\text{WFState}(\Psi, S, (p, g, L)) \triangleq \exists (\mathbb{H}, \mathbb{R}, \mathbb{F}) = S. \exists \mathbb{H}_{l_0}, \dots, \mathbb{H}_{l_n}, \mathbb{H}_s, \mathbb{H}_c. \mathbb{H} = \mathbb{H}_{l_0} \uplus \dots \uplus \mathbb{H}_{l_n} \uplus \mathbb{H}_s \uplus \mathbb{H}_c$	
$\wedge \exists t, X. \text{MapX}(\mathbb{H}_c, X) \wedge t \in \widehat{X} \wedge \text{WFThread}(\Psi, t, \widehat{X}, (\mathbb{H}, \mathbb{H}_s, \mathbb{R}, \mathbb{F}), (p, g, L))$	
$\wedge (\forall l \in \widehat{X} \setminus \{t\}. \exists \mathbb{R}_l. X(l) = \langle \mathbb{R}_l \rangle \wedge \text{WFRdyThrd}(\Psi, \widehat{X}, (\mathbb{H}_l, \mathbb{R}_l, -)))$	
$\text{WFThread}(\Psi, t, X, S, (p, g, L)) \triangleq p \ t \ X \ S \wedge \exists n. \text{WFStack}(n, \Psi, t, X, S, g)$	
$\text{WFRdyThrd}(\Psi, X, S_l) \triangleq \forall X', (\mathbb{H}, \mathbb{R}, \mathbb{F}). \mathcal{R} \ l \ X \ X' \wedge \text{NextS}_{\{\text{ret}, \dots\}} S_l (\mathbb{H}, \mathbb{R}, \mathbb{F})$	
$\rightarrow \exists ip_l. \text{retaddr}(ip_l, S_l) \wedge \Psi(ip_l) = (-, -, L)$	
$\wedge \mathbb{H} \Vdash (INV \ l \ X') \rightarrow * \lambda \mathbb{H}'. \text{WFThread}(\Psi, t, X', (\mathbb{H}', \mathbb{R}, \mathbb{F}), \Psi(ip_l))$	
$\text{WFStack}(0, \Psi, t, X, S, g) \triangleq \neg \exists X', S'. g \ t \ X \ X' \ S \ S'$	
$\text{WFStack}(n+1, \Psi, t, X, S, g) \triangleq \exists f' \in \Psi. \Psi(f') = (p', g', L)$	
$\wedge \forall ip', X', S', S''. g \ t \ X \ X' \ S \ S' \wedge \text{NextS}_{\{\text{ret}, ip'\}} S' S''$	
$\rightarrow \text{retaddr}(f', S') \wedge p' \ t \ X' \ S'' \wedge \text{WFStack}(n, \Psi, t, X', S'', g')$	

Fig.6. Inference rules.

*Auxiliary Definitions.* The following auxiliary definitions are used in inference rules. The notation  $\widehat{\mathbb{X}}$  is a short synonym for the domain set of  $\text{MapX}$ . The action  $\mathbf{g}_{\text{fun}}$  is the requirement of the stack balance during function calls. The notation  $\mathbf{g}_{\text{id}}$  specifies the identity state transition. We wrap the state transition function  $\text{NextS}_{(i, \text{ip})}$  as an action  $\mathbf{g}_{(i, \text{ip})}$ . The notation  $\mathbf{g}_{\{\text{zf}\}}$  is an action that specifies an identity state transition with the flag  $\text{zf}$ . The relation  $\text{retaddr}$  takes two arguments, a label  $\mathbf{f}$  and a state  $\mathbb{S}$ , and requires that the value on the top of stack  $\mathbb{H}(\mathbb{R}(\text{esp}))$  be equal to the label  $\mathbf{f}$ .

$$\begin{aligned} \widehat{\mathbb{X}} &\triangleq \text{dom}(\mathbb{X}) \\ \mathbf{g}_{\text{fun}} &\triangleq \lambda t, X, X', \mathbb{S}, \mathbb{S}'. \mathbb{R}(\text{esp}) = \mathbb{R}'(\text{esp}) \wedge \\ &\quad \mathbb{H}(\mathbb{R}(\text{esp})) = \mathbb{H}'(\mathbb{R}'(\text{esp})) \\ \mathbf{g}_{\text{id}} &\triangleq \lambda t, X, X', \mathbb{S}, \mathbb{S}'. X = X' \wedge \mathbb{S} = \mathbb{S}' \\ \mathbf{g}_{(i, \text{ip})} &\triangleq \lambda t, X, X', \mathbb{S}, \mathbb{S}'. \text{NextS}_{(i, \text{ip})} \mathbb{S} \mathbb{S}' \wedge X = X' \\ \mathbf{g}_{\{\text{zf}\}} &\triangleq \lambda t, X, X', \mathbb{S}, \mathbb{S}'. \mathbb{S}' = (\mathbb{S}. \mathbb{H}, \mathbb{S}. \mathbb{R}, \{\text{zf}\}) \wedge \\ &\quad X = X' \\ \text{retaddr} &\triangleq \lambda(\mathbf{f}, \mathbb{S}). \exists(\mathbb{H}, \mathbb{R}, \mathbb{F}). \mathbb{S} = (\mathbb{H}, \mathbb{R}, \mathbb{F}) \wedge \\ &\quad \mathbb{H}(\mathbb{R}(\text{esp})) = \mathbf{f}. \end{aligned}$$

*Combination of  $\mathbf{p}$  and  $\mathbf{g}$ .* Some combination operations over predicates  $\mathbf{p}$  and  $\mathbf{g}$  are defined to simplify the inference rules. The term  $\text{enable}(\mathbf{p}, \mathbf{g})$  means that the precondition  $\mathbf{p}$  implies the precondition within  $\mathbf{g}$ . The combination of  $\mathbf{p} \triangleright \mathbf{g}$  is a predicate which specifies the post-state described by  $\mathbf{g}$ . The term  $\mathbf{g} \circ \mathbf{g}'$  is a composed action. The term  $\mathbf{p} \circ \mathbf{g}$  is the action whose precondition is strengthened by  $\mathbf{p}$ . The term  $\mathbf{p} \Rightarrow \mathbf{p}'$  means that the precondition  $\mathbf{p}$  implies  $\mathbf{p}'$ . The term  $\mathbf{g} \Rightarrow \mathbf{g}'$  means that the action  $\mathbf{g}$  implies  $\mathbf{g}'$ .

$$\begin{aligned} \text{enable}(\mathbf{p}, \mathbf{g}) &\triangleq \forall t, X, \mathbb{S}. \mathbf{p} t X \mathbb{S} \Rightarrow \exists X', \mathbb{S}'. \mathbf{g} t X X' \mathbb{S} \mathbb{S}' \\ \mathbf{p} \triangleright \mathbf{g} &\triangleq \lambda t, X, \mathbb{S}. \exists X_0, \mathbb{S}_0. \mathbf{p} t X_0 \mathbb{S}_0 \wedge \\ &\quad \mathbf{g} t X_0 X \mathbb{S}_0 \mathbb{S} \\ \mathbf{g} \circ \mathbf{g}' &\triangleq \lambda t, X, X'', \mathbb{S}, \mathbb{S}'. \exists X', \mathbb{S}'. \mathbf{g} t X X' \mathbb{S} \mathbb{S}' \wedge \\ &\quad \mathbf{g}' t X' X'' \mathbb{S}' \mathbb{S}'' \\ \mathbf{p} \circ \mathbf{g} &\triangleq \lambda t, X, X', \mathbb{S}, \mathbb{S}'. \mathbf{p} t X \mathbb{S} \wedge \mathbf{g} t X X' \mathbb{S} \mathbb{S}' \\ \mathbf{p} \Rightarrow \mathbf{p}' &\triangleq \forall t, X, \mathbb{S}. \mathbf{p} t X \mathbb{S} \Rightarrow \mathbf{p}' t X \mathbb{S} \\ \mathbf{g} \Rightarrow \mathbf{g}' &\triangleq \forall t, X, X', \mathbb{S}, \mathbb{S}'. \mathbf{g} t X X' \mathbb{S} \mathbb{S}' \Rightarrow \\ &\quad \mathbf{g}' t X X' \mathbb{S} \mathbb{S}' \end{aligned}$$

*Well-Formed Machine — (MACH).* A machine configuration is well-formed if there exists a specification  $\theta$  such that: the imported specifications set  $\Psi$  is the subset of the exported specifications set  $\Psi'$  by code  $\mathbb{C}$ ; the code heap satisfies the exported specifications set  $\Psi'$  with the imported specifications set  $\Psi$ ; the current state of machine  $\mathbb{S}$  is well-formed with respect to the

specification  $\theta$  and the imported  $\Psi$ ; and the current instruction sequence  $\mathbb{C}[\text{ip}]$ , from the label  $\text{ip}$ , is well-formed with respect to  $\theta$ .

*Well-Formed Code Heap — (CDHP).* A code heap  $\mathbb{C}$  is well-formed with an exported specifications set  $\Psi'$  and an imported specifications set  $\Psi$ , if for every code label  $\mathbf{f}$  in the domain set of  $\Psi'$ , the instruction sequence  $\mathbb{C}[\mathbf{f}]$  is well-formed with respect to  $\Psi'(\mathbf{f})$ . Moreover, the global specification  $\theta_{\text{sw}}^G$  should be exported in  $\Psi'$ .

*Well-Formed State — WFState.* There exist two different definitions for the well-formedness of global machine state according to the specification tags. As described before, tags classify the code of threads and context switching, which manipulate different parts of memory.

With tag  $G$ ,  $\text{WFState}$  specifies the conditions of a well-formed machine state when machine runs in context switch code:  $\mathbb{S}$  satisfies the precondition  $\mathbf{p}$ ; before context switching function returns, there is always a return address  $\mathbf{f}'$  on the stack; there is a specification  $\Psi(\mathbf{f}')$ , which is satisfied by the machine state after machine returns from context switching.

The  $\text{WFState}$ , tagged by  $L$ , specifies the conditions of a well-formed global machine state when machine runs in the code of threads:

- 1) the whole memory of the state is divided into several blocks, the private memory of every threads  $\mathbb{H}_{l_0}$  to  $\mathbb{H}_{l_n}$ , the memory containing data of contexts  $\mathbb{H}_c$ , and the shared memory  $\mathbb{H}_s$ ;
- 2) there exists an abstract machine context set  $\mathbb{X}$ , which satisfies the relation  $\text{MapX}$  with  $\mathbb{H}_c$ ;
- 3) there exists a  $t$ , which belongs to the domain set of  $\mathbb{X}$  and indicates the location of the machine context of the current thread;
- 4) the local state of current thread, which consists of  $\mathbb{H}_t \uplus \mathbb{H}_s$ , current register file  $\mathbb{R}$  and current flag register  $\mathbb{F}$ , satisfies the well-formed thread predicate  $\text{WFThread}$ ;
- 5) for every machine context label in  $\widehat{\mathbb{X}}$  except for  $t$ ,  $\Psi$ ,  $\widehat{\mathbb{X}}$  and the state  $(\mathbb{H}_l, \mathbb{R}_l, \_)$  satisfy the well-formed ready-thread predicate  $\text{WFRdyThrd}$ .

*Well-Formed Thread — WFThread.* The predicate  $\text{WFThread}$  specifies that the state  $\mathbb{S}$  of the current running thread  $t$  satisfies the specification  $\theta$ : the tag in specification is  $L$ ;  $t$ , machine context label set  $X$  and state  $\mathbb{S}$  satisfy the precondition  $\mathbf{p}$ ; and they also satisfy the guarantee  $\mathbf{g}$  via  $\text{WFStack}$  predicate.

*Well-Formed Ready-Thread — WFRdyThrd.* The predicate  $\text{WFRdyThrd}$  states that a ready thread is well-formed if:

- 1) there is a return address  $\text{ip}_l$  stored on the top of thread stack;
- 2) the specification  $\Psi(\text{ip}_l)$  is tagged by  $L$ ;
- 3)  $\Psi(\text{ip}_l)$  and the state  $(\mathbb{H}, \mathbb{R}, \mathbb{F})$  after the  $\text{ret}$

instruction satisfies `WFThread` if the private memory is merged with the shared memory specified by `INV t X'`;

4) the current  $X$  and the  $X'$  in future (when the ready thread is activated) satisfy the relation  $\mathcal{R}$ .

*Well-Formed Control Stack — WFStack.* The predicate `WFStack` is to specify the well-formed chain of return addresses recursively. If the first argument, the depth of the control stack, is zero, there will be no return address at the bottom of stack, that is, the machine cannot execute return instruction when the control stack of thread is empty. If the depth is  $n + 1$ , the well-formed control stack requires that

- 1) the post-state  $\mathbb{S}'$  of  $\mathbf{g}$  contain a return address  $\mathbf{f}'$ ;
- 2)  $\mathbb{S}'$  step to any state  $\mathbb{S}''$  by `ret` instruction;
- 3) for  $\mathbf{f}'$ , there be a specification in  $\Psi$ ,  $(\mathbf{p}', \mathbf{g}', L)$ ;
- 4)  $\mathbb{S}''$  satisfy  $\mathbf{p}'$ ; and
- 5) the rest of control stack in  $\mathbb{S}''$  be well-formed with respect to  $\mathbf{g}'$ .

*Well-Formed Instruction Sequence — (SEQ).* The remaining rules are used to reason about an instruction sequence from the label  $\mathbf{f}$  under a specification  $\theta$ . The rule (SEQ) specifies a well-formed instruction sequence led by the sequent instructions, including arithmetic, data movement and stack instructions.

The premises of (SEQ) include that: 1) the rest instruction sequence  $\mathbb{I}$  is well-formed under a specification  $(\mathbf{p}', \mathbf{g}', \mathbf{b})$ ; 2) the precondition  $\mathbf{p}$  implies the action of instruction  $\mathbf{i}$ ; 3) the precondition  $\mathbf{p}$  bound with instruction action implies  $\mathbf{p}'$ ; 4) the action  $\mathbf{g}'$ , which is bound with instruction action and strengthened by  $\mathbf{p}$ , implies  $\mathbf{g}$ .

The rule (JMP) is straightforward, and it specifies the conditions of well-formed jump instruction: the precondition  $\mathbf{p}$  implies the precondition of jump destination  $\mathbf{p}'$  and the action of jump destination  $\mathbf{g}'$  implies  $\mathbf{g}$ . The rule (JE) is like (JMP) and also straightforward.

The rule (RET) says if the precondition  $\mathbf{p}$  implies the action  $\mathbf{g}$ , then the return instruction is well-formed. This rule checks whether a function action is finished eventually.

The most interesting rule is (CALL), which specifies the conditions of the well-formed instruction sequence led by call instruction and most of these conditions are defined as combinations of  $\mathbf{p}$  and  $\mathbf{g}$ . Note that the specification tag  $L$  in the conclusion indicates that only threads can call functions. To support certifying context switching, the specification of called function belonging to  $\Psi$  is merged with (`swapctxt`,  $\theta_{sw}^L$ ).

### 4.3 Soundness Proof

The soundness proof of our framework with respect to the machine operational semantics is proved by the approach of proving type soundness. Following the

progress and preservation lemmas, we can guarantee that certified program in our framework is safe to execute.

*Safety.* Safety of the machine configuration means that the execution of the machine will not go stuck; the machine state always satisfies the corresponding specification. The safety can be defined formally: if a machine configuration  $\mathbb{M}$  steps to  $\mathbb{M}'$ , the machine configuration  $\mathbb{M}'$  can at least execute one step to  $\mathbb{M}''$ .

$$\text{Safety}(\mathbb{M}) \triangleq \forall n, \mathbb{M}'. \mathbb{M} \mapsto^n \mathbb{M}' \rightarrow \exists \mathbb{M}''. \mathbb{M}' \mapsto \mathbb{M}''.$$

Since the proof is tedious and long, we omit the proof details here. The complete proof is fully mechanized in the proof assistant Coq, and interested readers may download it from our website (<http://kyhcs.ustcsz.edu.cn/certos/swap/>) to check it by Coq.

**Lemma 1** (Consistency of `swapctxt` Specifications). *For any specifications set  $\Psi$  and state  $\mathbb{S}$ , if  $\mathbb{S}$  is well-formed under the thread-local specification  $\theta_{sw}^L$ , then  $\mathbb{S}$  is also well-formed under the global specification of context switching  $\theta_{sw}^G$ .*

We can prove that a well-formed machine can execute a call instruction as follows.

**Lemma 2** (Call-Progress). *For any specification sets  $\Psi$ ,  $\Psi'$ , code heap  $\mathbb{C}$ , machine state  $\mathbb{S}$ , instruction pointer  $\mathbf{ip}$ , if the machine configuration is well-formed,  $\Psi \vdash (\mathbb{C}, \mathbb{S}, \mathbf{ip})$ , and the  $\mathbf{ip}$  points to a `call f` instruction, then there exists a new state  $\mathbb{S}'$  and a new  $\mathbf{ip}'$  such that the machine can step to a new machine configuration  $(\mathbb{C}, \mathbb{S}, \mathbf{ip}) \mapsto (\mathbb{C}, \mathbb{S}', \mathbf{ip}')$ .*

**Lemma 3** (Call-Preservation). *For any specification sets  $\Psi$ ,  $\Psi'$ , code heap  $\mathbb{C}$ , machine state  $\mathbb{S}$ , instruction pointer  $\mathbf{ip}$ , if the machine configuration  $(\mathbb{C}, \mathbb{S}, \mathbf{ip})$  is well-formed,  $\Psi \vdash (\mathbb{C}, \mathbb{S}, \mathbf{ip})$ , and the machine steps to a new configuration  $(\mathbb{C}, \mathbb{S}, \mathbf{ip}) \mapsto (\mathbb{C}, \mathbb{S}', \mathbf{ip}')$  by a `call` instruction, then the new configuration is well-formed:  $\Psi \vdash (\mathbb{C}, \mathbb{S}', \mathbf{ip}')$ .*

**Lemma 4** (Progress). *For any specification sets  $\Psi$ , code heap  $\mathbb{C}$ , machine state  $\mathbb{S}$ , instruction pointer  $\mathbf{ip}$ , if the machine configuration is well-formed,  $\Psi \vdash (\mathbb{C}, \mathbb{S}, \mathbf{ip})$ , and the  $\mathbf{ip}$  points to `call` instruction, then there exists a new state  $\mathbb{S}'$  and a new  $\mathbf{ip}'$  such that the machine can step to a new machine configuration  $(\mathbb{C}, \mathbb{S}, \mathbf{ip}) \mapsto (\mathbb{C}, \mathbb{S}', \mathbf{ip}')$ .*

**Lemma 5** (Preservation). *For any specification sets  $\Psi$ , code heap  $\mathbb{C}$ , machine state  $\mathbb{S}$ , instruction pointer  $\mathbf{ip}$ , if the machine configuration is well-formed,  $\Psi \vdash (\mathbb{C}, \mathbb{S}, \mathbf{ip})$ , and the machine step to a new configuration  $(\mathbb{C}, \mathbb{S}, \mathbf{ip}) \mapsto (\mathbb{C}, \mathbb{S}', \mathbf{ip}')$  by `call` instruction, then the new configuration is well-formed:  $\Psi \vdash (\mathbb{C}, \mathbb{S}', \mathbf{ip}')$ .*

**Theorem 1** (Safety). *For any machine configuration  $\mathbb{M}$ , if it is well-formed under specification set  $\Psi$ ,*

$\Psi \vdash \mathbb{M}$ , then it will be safe,  $\text{Safety}(\mathbb{M})$ .

## 5 Verification Results

In this section, we demonstrate how to certify the code in Subsection 1.2 modularly. The code consists of three parts, thread  $A$ , thread  $B$ , and the context switching implementation.

### 5.1 Certifying Context Switching and Threads Code

It is easy to certify that the context switching implementation satisfies its global specification  $\theta_{\text{sw}}^G$ . We use  $\mathbb{C}_{\text{sw}}$  to specify the code heap containing the context switching implementation. By the inference rules presented in Subsection 4.2, we can have the following judgement.

$$\emptyset \vdash \mathbb{C}_{\text{sw}} : \{\text{swapctxt} \rightsquigarrow \theta_{\text{sw}}^G\}.$$

Then we give a memory invariant to specify the shared memory.

$\begin{aligned} p_A &\triangleq \lambda t, X, (\mathbb{H}, \mathbb{R}, \mathbb{F}). t \in X \wedge (\mathbb{H} \Vdash \text{INV } t \ X * \mathbb{R}(\text{esp}) - 12 \hookrightarrow -, -, -) \\ g_A &\triangleq \lambda t, X, X', (\mathbb{H}, \mathbb{R}, \mathbb{F}), (\mathbb{H}', \mathbb{R}', \mathbb{F}'). \text{False} \end{aligned}$
<pre>threadA:   mov  ebx, buf   mov  eax, 1   mov  [ebx], eax</pre>
$\begin{aligned} p_{A1} &\triangleq \lambda t, X, (\mathbb{H}, \mathbb{R}, \mathbb{F}). \exists l_r. t \in X \wedge l_r \neq t \wedge l_r \in X \\ &\quad \wedge (\mathbb{H} \Vdash \text{thrd} \mapsto t, l_r * \text{buf} \mapsto 1 * \mathbb{R}(\text{esp}) - 12 \hookrightarrow -, -, -) \\ g_{A1} &\triangleq \lambda t, X, X', (\mathbb{H}, \mathbb{R}, \mathbb{F}), (\mathbb{H}', \mathbb{R}', \mathbb{F}'). \text{False} \end{aligned}$
<pre>mov  ebx, thrd mov  edx, [ebx+4] mov  ecx, [ebx] mov  [ebx], edx mov  [ebx+4], ecx push edx push ecx</pre>
$\begin{aligned} p_{A2} &\triangleq \lambda t, X, (\mathbb{H}, \mathbb{R}, \mathbb{F}). \exists \text{old}, \text{new}. t \in X \wedge \text{old} = t \wedge \text{new} \neq t \wedge \text{new} \in X \\ &\quad \wedge (\mathbb{H} \Vdash \text{INV } (\text{new}) \ X * \mathbb{R}(\text{esp}) - 4 \hookrightarrow -, \text{old}, \text{new}) \\ g_{A2} &\triangleq \lambda t, X, X', (\mathbb{H}, \mathbb{R}, \mathbb{F}), (\mathbb{H}', \mathbb{R}', \mathbb{F}'). \text{False} \end{aligned}$
<pre>call swapctxt lab1:</pre>
$\begin{aligned} p_{A3} &\triangleq \lambda t, X, (\mathbb{H}, \mathbb{R}, \mathbb{F}). t \in X \wedge (\mathbb{H} \Vdash \text{INV } t \ X * \mathbb{R}(\text{esp}) - 4 \hookrightarrow -, -, -) \\ g_{A3} &\triangleq \lambda t, X, X', (\mathbb{H}, \mathbb{R}, \mathbb{F}), (\mathbb{H}', \mathbb{R}', \mathbb{F}'). \text{False} \end{aligned}$
<pre>add  esp, 8 jmp  threadA</pre>

$$\begin{aligned} \text{INV} &\triangleq \lambda t, X, \mathbb{H}. \exists l_r, v. l_r \in X \wedge l_r \neq t \wedge \\ &\quad \mathbb{H} \Vdash \text{thrd} \mapsto t, l_r * \text{buf} \mapsto v * !(v = 0 \vee v = 1). \end{aligned}$$

It contains:

- the pointer to the context structure of the current thread;
- the pointer to the context structure of the other thread;
- the buffer of data.

The invariant satisfies the precise requirement.

**Lemma 6** (INV-Precise). *For any context label  $t$  and label set  $X$ , the invariant  $\text{INV } t \ X$  is precise, that is,  $\text{Precise}(\text{INV } t \ X)$ .*

In the following, we use instruction sequence rules to prove the well-formedness of code of two threads ( $A$  and  $B$ ), according to the specifications in Fig.7:  $\mathbb{C}_A$  and  $\mathbb{C}_B$  are to specify the code heaps of threads  $A$  and  $B$ , respectively.  $\Psi_A$  and  $\Psi_B$  are to specify the specifications of threads  $A$  and  $B$ :

$$\begin{aligned} \Psi_A &\triangleq \{\text{threadA} \rightsquigarrow (p_A, g_A, L), \text{lab1} \rightsquigarrow (p_{A3}, g_{A3}, L)\} \\ \Psi_B &\triangleq \{\text{threadB} \rightsquigarrow (p_B, g_B, L), \text{lab2} \rightsquigarrow (p_{B3}, g_{B3}, L)\} \end{aligned}$$

$\begin{aligned} p_B &\triangleq \lambda t, X, (\mathbb{H}, \mathbb{R}, \mathbb{F}). t \in X \wedge (\mathbb{H} \Vdash \text{INV } t \ X * \mathbb{R}(\text{esp}) - 12 \hookrightarrow -, -, -) \\ g_B &\triangleq \lambda t, X, X', (\mathbb{H}, \mathbb{R}, \mathbb{F}), (\mathbb{H}', \mathbb{R}', \mathbb{F}'). \text{False} \end{aligned}$
<pre>threadB:   mov  ebx, buf   mov  eax, 0   mov  [ebx], eax</pre>
$\begin{aligned} p_{B1} &\triangleq \lambda t, X, (\mathbb{H}, \mathbb{R}, \mathbb{F}). \exists l_r. t \in X \wedge l_r \neq t \wedge l_r \in X \\ &\quad \wedge (\mathbb{H} \Vdash \text{thrd} \mapsto t, l_r * \text{buf} \mapsto 0 * \mathbb{R}(\text{esp}) - 12 \hookrightarrow -, -, -) \\ g_{B1} &\triangleq \lambda t, X, X', (\mathbb{H}, \mathbb{R}, \mathbb{F}), (\mathbb{H}', \mathbb{R}', \mathbb{F}'). \text{False} \end{aligned}$
<pre>mov  ebx, thrd mov  edx, [ebx+4] mov  ecx, [ebx] mov  [ebx], edx mov  [ebx+4], ecx push edx push ecx</pre>
$\begin{aligned} p_{B2} &\triangleq \lambda t, X, (\mathbb{H}, \mathbb{R}, \mathbb{F}). \exists \text{old}, \text{new}. t \in X \wedge \text{old} = t \wedge \text{new} \neq t \wedge \text{new} \in X \\ &\quad \wedge (\mathbb{H} \Vdash \text{INV } (\text{new}) \ X * \mathbb{R}(\text{esp}) - 4 \hookrightarrow -, \text{old}, \text{new}) \\ g_{B2} &\triangleq \lambda t, X, X', (\mathbb{H}, \mathbb{R}, \mathbb{F}), (\mathbb{H}', \mathbb{R}', \mathbb{F}'). \text{False} \end{aligned}$
<pre>call swapctxt lab2:</pre>
$\begin{aligned} p_{B3} &\triangleq \lambda t, X, (\mathbb{H}, \mathbb{R}, \mathbb{F}). t \in X \wedge (\mathbb{H} \Vdash \text{INV } t \ X * \mathbb{R}(\text{esp}) - 4 \hookrightarrow -, -, -) \\ g_{B3} &\triangleq \lambda t, X, X', (\mathbb{H}, \mathbb{R}, \mathbb{F}), (\mathbb{H}', \mathbb{R}', \mathbb{F}'). \text{False} \end{aligned}$
<pre>add  esp, 8 jmp  threadB</pre>

Fig.7. Specifications of threads.

By the inference rules in Subsection 4.2, we can prove that the code heaps of threads  $A$  and  $B$  are well-formed:

$$\Psi_A \vdash \mathbb{C}_A : \Psi_A \quad \Psi_B \vdash \mathbb{C}_B : \Psi_B$$

By the rule (CDHP), we can prove that the complete code is well-formed:

$$\Psi_A \uplus \Psi_B \vdash \mathbb{C}_A \uplus \mathbb{C}_B \uplus \mathbb{C}_{sw} : \Psi_A \uplus \Psi_B \uplus \{\text{swapctxt} \rightsquigarrow \theta_{sw}^G\}.$$

We give an initial machine state  $\mathbb{S}_0$ , which is well-formed with respect to the specification of entry point,  $\Psi_A(\text{threadA})$ :

$$\Psi_A \uplus \Psi_B \vdash \mathbb{S}_0 : (\mathbf{p}_A, \mathbf{g}_A, L).$$

Then the following code safety theorem holds.

**Theorem 2** (Code-Safety).  $\text{Safety}((\mathbb{C}_A \uplus \mathbb{C}_B \uplus \mathbb{C}_{sw}, \mathbb{S}_0, \text{threadA}))$ .

## 5.2 Comparison with Ni's Work

Ni *et al.* applied the theory of XCAP<sup>[3]</sup> to certify context switching. To support certifying first-class code pointers, a specification language PropX is introduced to support the predicate `cptr`, which can relate the jump destination  $\mathbf{f}$  and its specification  $\mathbf{p}$ , `cptr(f, p)`. It is worth noting that the predicate `cptr` cannot be defined straightforward, and much research<sup>[3,11-12]</sup> has been devoted to defining it. The language PropX is deeply embedded inside the meta-language, and then `cptr` is a primitive logical operator. The validity of `cptr(f, p)` is guaranteed by the consistency property of the language PropX and the soundness of program logic XCAP.

To support modular reasoning, *impredicative polymorphic predicates* are supported by the language PropX to write for context switching a modular specification, which unifies the global semantics and thread local semantics:

$$\left\{ \begin{array}{l} \exists[a_{env}, a_{newenv}, a_{prvold}]. \mathbf{m}_{old} * a_{prvold} * a_{env} \\ * \exists[a_{prvnew}]. \mathbf{m}_{new} * a_{prvnew} \\ \wedge \text{cptr}(ecp_{new}, a_{env} * \mathbf{m}_{new}^R * a_{prvnew} \\ * \exists[a_{prvold}]. \mathbf{m}'_{old} * a_{prvold} \\ \wedge \text{cptr}(ecp'_{old}, \mathbf{m}'_{old}^R * a_{prvold} * a_{newenv}) \\ \wedge \text{cptr}(ret, \mathbf{m}'_{old} * a_{prvold} * a_{newenv}) \end{array} \right\}$$

`swapctxt` :

```

mov  eax, [esp+4]
...
ret

```

{ $\perp$ }.

In the precondition of context switching code,  $\mathbf{m}_{old}$  and  $\mathbf{m}_{new}$  specify the machine context structures pointed by old and new arguments before context

switching.  $\mathbf{m}'_{old}$  specifies the machine context structure pointed by *old* when context switching is finished, while  $\mathbf{m}''_{old}$  specifies the old machine context structure after the program return to the same thread which called context switching.  $\mathbf{m}^R$  means values stored in current registers are equal to the values stored in the described structure. The definitions of these memory predicates are omitted here and it will not impede readers comprehension.  $ecp_{new}$  and  $ecp'_{old}$  refer to the two embedded code pointers stored in context structures after context switch.  $a_{env}$  asserts the memory of environment except for the old and new context structures.  $a_{newenv}$  specifies the memory of environment except for the old context structure after the context switches back to the original thread.  $a_{prvold}$  and  $a_{prvnew}$  specify the private memory of thread, e.g., thread stack. We may notice that the environment memory is unknown when certifying the implementation code of context switching alone. Actually, these environment predicates and private memory predicates are polymorphic variables, which can be instantiated to any concrete predicate when we certify threads.

The global semantics of context switching can be derived from the specification above. For example, the fact that  $a_{env}$  and  $a_{prvnew}$  are preserved inside and outside `cptr(ecp_{new}, ...)`, indicates the implementation code of context switching does not modify these two blocks of memory. The thread-local semantics of context switching are also implied. For example,  $a_{prvold}$  is preserved both inside and outside of `cptr(ret, ...)`.

Moreover, *recursive predicates* have to be supported to write specifications of threads, because several threads may have mutually recursive expectation of each other.

$$\{\mathbf{m}_{old} * \mathbf{m}_{prvold} * \mathbf{m}_{new}^\mu\} \text{ call } \text{swapctxt} \\ \{\mathbf{m}'_{old} * \mathbf{m}_{prvold} * \mathbf{m}_{new}^\mu\}$$

where  $\mathbf{m}_{new}^\mu$  is defined recursively:

$$\mathbf{m}_{new}^\mu \triangleq \mu \alpha. \mathbf{m}_{new} * \exists[a_{prvnew}]. a_{prvnew} \wedge \\ \text{cptr}(ecp_{new}, \mathbf{m}_{new}^R * a_{prvnew} * \\ \exists[a_{prvold}]. \mathbf{m}_{prvold} * \mathbf{m}'_{old} \wedge \\ \text{cptr}(ecp'_{old}, \mathbf{m}'_{old}^R * \mathbf{m}_{prvold} * \alpha).$$

Their method using `cptr` is powerful enough to reason about any code with arbitrary control flow transfers, but it is too heavyweight to reason about multi-threaded program with context switching:

- The idea of supporting first-class code pointers (`cptr`) is too low-level to certify multi-threaded code, that is, in a *continuation-passing style*. It will lead to complicated specifications, which often involve many nested `cptr` predicates and recursive memory predicates.

- Since the language PropX is deeply embedded in the meta-language, the assistant proving tools provided by meta-language are useless in the PropX level. The impredicative polymorphic and recursive variables lead to higher proving costs.

	Ni's Framework	Our Framework
Spec. Lang.	4500 loc.	0 loc.
Prog. Logic	130 loc.	440 loc.
Soundness	620 loc.	3000 loc.
<code>swapctxt</code>	4200 loc.	1100 loc.
User Threads	N/A	900 loc.
Compilation Time	12 min.	1.5 min.

Fig.8. Comparison of Coq implementation.

Experimental statistics and comparison with Ni's Coq implementation are shown in Fig.8. We can see that the XCAP program logic as well as its soundness proof is very simple, less than 1K loc., but the language PropX and its consistency proof (cut elimination) are heavyweight. While in our framework, the complicated parts of framework are shifted to the program logic and its soundness proof, more than 3K loc. It is more straightforward and natural to certify the code of context switching implementation and threads in our framework, because of the more clear and comprehensible semantics of context switching. The safety proof size (line of code) of context switching implementation is only a quarter of that in Ni's framework. The proof of threads is smaller too (less than 1K loc). Our Coq code includes an auxiliary library about 9500 loc., which is general and does not reflect the proving complexity. The compilation time of our Coq code is only one eighth of that of Ni's code.

## 6 Related Work

*Verisoft.* Gargano *et al.* showed a framework CVM<sup>[13]</sup> to build verified kernels in the Verisoft project. CVM is a computational model for concurrent user processes interacting with a micro-kernel. Starostin and Tsyban presented a formal approach<sup>[6]</sup> to pervasive reasoning about context switch interleaved between user processes and a C-programmed kernel. Their context switch code and proof are integrated in a framework for building verified kernels (CVM)<sup>[14]</sup>. Their framework keeps a global invariant, *weak consistency*, to verify context switching in the low-level, while user threads are verified in the C language level. There is no memory partition in their global invariant since their framework supports virtual memory.

They adopted the second approach (different abstractions for different layers) to verify the context switching from user process to kernel process and vice

versa. More precisely, they defined a local invariant for user program and a local invariant for kernel thread. They also proved that the assembly code performing context switching is correct w.r.t. the global invariant. However, their context switching pattern is not as general as ours in this paper since the abstract kernel in CVM is sequential (only one kernel thread). Our work abstracts the contexts of all threads and pass them to every thread (see Subsection 3.1), and then can be applied to verification kernels with multiple kernel threads. We believe that CVM can also support multiple kernel threads, as long as extended with context abstraction.

*CAP-CR.* Feng *et al.* proposed the CAP-CR program logic<sup>[9]</sup>, which supports reasoning about coroutines modularly. Compared to our framework, their code specifications of threads are in the forms of  $(p, g, g_t, g_r)$ . The precondition  $p$  and the guarantee  $g$  are similar to ours. The extra  $g_t$  is used to specify the action of the code segment from the current point to the next switch point and  $g_r$  is used to specify the remaining state transition between the return point and the next switch point.

*seL4.* Recently, Klein *et al.*<sup>[15]</sup> reported that they had formally verified seL4, a micro-kernel, but the context switching operations are assumed correct and left un-verified. The work of this paper can be viewed as a complement to their work.

## 7 Conclusion and Future Work

We extended previous work and proposed a lightweight verification framework for certifying low-level context switching in a modular way. By abstraction of context data, both the context switching implementation and threads can be verified in our framework naturally, without regards to the problems of first-class pointers.

Other machine context operations are not supported in our framework, such as context loading, context storing and context making. The first two operations are easy and straightforward to support in our framework. As for context making, we believe that it will not be difficult to support if our framework supports dynamic memory allocation. This is one of our future work.

The other direction of future work is to extend the methodology in this paper to support certifying interrupts so as to certify preemptive schedulers of threads common seen in modern OS kernels. Because interrupts must be turned off when a CPU is performing context switching, it is easy to combine our work with the work presented in [16].

Most modern OS kernels support symmetric multiprocessor (SMP), thus it is interesting to extend our

work with that for certifying synchronizations for SMP (e.g., compare-and-swap instructions, spin locks and lock-free data structures) in the future.

**Acknowledgments** We would like to thank Zhong Shao and Xinyu Feng for their suggestions and comments on earlier drafts of this paper. We would also like to thank Yan Guo and the anonymous reviewers for providing many useful suggestions to improve the paper.

## References

- [1] Ni Z, Yu D, Shao Z. Using XCAP to certify realistic systems code: Machine context management. In *Proc. the 20th International Conference on Theorem Proving in Higher Order Logics (TPHOLs 2007)*, Kaisers Lautern, Germany, Sept. 10-13, 2007, pp.189-206.
- [2] Ni Z. Modular machine code verification [Ph.D. Dissertation]. Yale University, 2007.
- [3] Ni Z, Shao Z. Certified assembly programming with embedded code pointers. In *Proc. the 33rd ACM Symposium on Principles of Programming Languages*, Charleston, USA, Jan. 11-13, 2006, pp.320-333.
- [4] Reynolds J C. Separation logic: A logic for shared mutable data structures. In *Proc. the 17th Annual IEEE Symposium on Logic in Computer Science (LICS 2002)*, Copenhagen, Denmark, July 22-25, 2002, pp.55-74.
- [5] Feng X, Ni Z, Shao Z, Guo Y. An open framework for foundational proof-carrying code. In *Proc. the 3rd ACM Workshop on Types in Language Design and Implementation (TLDI 2007)*, Nice, France, Jan. 16, 2007, pp.67-78.
- [6] Starostin A, Tsyban A. Verified process-context switch for C-programmed kernels. In *Proc. the Second International Conference on Verified Software: Theories, Tools, Experiments (VSTTE 2008)*, Toronto, Canada, Oct. 6-9, 2008, pp.240-254.
- [7] Feng X, Shao Z, Guo Y, Dong Y. Combining domain-specific and foundational logics to verify complete software systems. In *Proc. the Second IFIP Working Conference on Verified Software: Theories, Tools, and Experiments (VSTTE 2008)*, Toronto, Canada, Oct. 6-9, 2008, pp.54-69.
- [8] Guo Y, Jiang X, Chen Y, Lin C. A certified thread library for multithreaded user programs. In *Proc. the 1st IEEE IFIP International Symposium on Theoretical Aspects of Software Engineering (TASE 2007)*, Shanghai, China, Jun. 5-8, 2007, pp.127-136.
- [9] Feng X, Shao Z, Vaynberg A, Xiang S, Ni Z. Modular verification of assembly code with stack-based control abstractions. In *Proc. 2006 ACM Conf. Prog. Lang. Design and Impl.*, Ottawa, Canada, Jun. 10-16, 2006, pp.401-414.
- [10] O'Hearn P W. Resources, concurrency and local reasoning. In *Proc. 15th Int. Conf. Concurrency Theory (CONCUR 2004)*, London, UK, Aug. 31-Sept. 3, 2004, pp.49-67.
- [11] Appel A W, McAllester D. An indexed model of recursive types for foundational proof-carrying code. *ACM Transactions on Programming Languages and Systems*, Sept. 2001, 23(5): 657-683.
- [12] Cai H. Logic-based verification of general machine code [Ph.D. Dissertation]. Tsinghua University, 2008.
- [13] Gargano M, Hillebrand M, Leinenbach D, Paul W. On the correctness of operating system kernels. In *Proc. the 18th International Conference on Theorem Proving in Higher Order Logics (TPHOLs 2005)*, Oxford, UK, Aug. 22-25, 2005, pp.1-16.
- [14] Tom In der Rieden, Alexandra Tsyban. CVM — A verified framework for microkernel programmers. In *Proc. the 3rd International Workshop on Systems Software Verification (SSV 2008)*, Sydney, Australia, Feb. 25-27, pp.151-168.
- [15] Klein G, Elphinstone K, Heiser G, Andronick J, Cock D, Derrin P, Elkaduwe D, Engelhardt K, Kolanski R, Norrish M, Sewell T, Tuch H, Winwood S. seL4: Formal verification of an OS kernel. In *Proc. the 22nd ACM Symposium on Operating Systems Principles*, Big Sky, MT, USA, Oct. 11-14, 2009, pp.207-220.
- [16] Feng X, Shao Z, Dong Y, Guo Y. Certifying low-level programs with hardware interrupts and preemptive threads. In *Proc. 2008 ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI 2008)*, Tucson, USA, Jun. 7-13, 2008, pp.170-182.



**Yu Guo** is currently a post-doctoral researcher in Department of Computer Science & Technology at University of Science & Technology of China. He received his Ph.D. degree in computer science from University of Science & Technology of China in 2007. He is a member of China Computer Federation. His research interests involve language based software safety, system software verification, and concurrent program verification.



**Xin-Yu Jiang** is currently a Ph.D. candidate in Department of Computer Science & Technology at University of Science & Technology of China. He received his B.E. degree in computer science from University of Science & Technology of China in 2005. His research interests involve language based software safety, program verification on assembly code level, and concurrent program verification.



**Yi-Yun Chen** is a professor in Department of Computer Science & Technology at University of Science & Technology of China. He received his M.S. degree from East-China Institute of Computer Technology in 1982. His research interests include applications of logic (including formal semantics and type theory), techniques for designing and implementing programming languages and software safety and security.